Flexible logic circuit



llg- 17, 1965 M. E. szEKELY 3,201,574

FLEXIBLE LOGIC CIRCUIT Filed Oct. 7, 1960 2 Sheets-Sheet l 1W Af 0 UQ V Y 0H/wf?) g 6 mim/Ya (3) www@ F 5. fi/

@ Y www Aug. 17, 1965 M. E. szEKELY FLEXIBLE LOGIC CIRCUIT Filed 061,. '7, 1960 2 Sheets-Sheet 2 www 5 @wifi/wf) Haw INVENTOR.

/I//am-'L E 5256.4/

BY M

United States Patent O 3,231,574-5 w m o Ci tCtJr Mead, Nj., assigner to Radio a ci America, a corporation ci eiaware Fried @et 7, i969, Ser. No. 61,167

9 (Cl. 235--l75) where Q1, Q2, Q3 and Q4 are control signals indicative of binary digits. The circuit includes a rst and circuit receptive of signals Q1, X and Y, a second and circuit receptive oi signals and X, a third and circuit receptive of signals and Y, and a fourth and circuit receptive of signals and Q2, where =Q3X+XY1Q4K The outputs of the four and circuits are applied to an or circuit to obtain S.

S in the equation above denes the 16 logic functions w'l ich are possible for two binary digits X and Y. For example, it can easily be seen that when Q1=l, Q2=O, :l and Q4: l, then S=Xl, that is, S defines the logic .unction. and Similarly, other permutations of the tour control voltages Q1-Q4 provide other logic functions S such as or {X4-Y), naud (5i-Y), nor (Ii-?) and so on. Moreover, with interconnection of control leads in ways to be described in more detail below, the circuit can perform full addition, a form of subtraction and so on.. Finally, the circuit can also simultaneously produce more than one logic function and these simultaneously produced functions can in many cases be related to one another in useful ways as is explained more fully below.

The circuit discussed above may be made up of a relatively small number of substantially identical semiconductor elements-unipolar transistors, some acting as active elements and some as passive elements such as resistors. The circuit is arranged so that all such elements may be seriaii connected source-to-drain, drain-to-drain or scurce-to-source and integrated into one or two pieces of semiconductor.

For example, the circuit is adapted for mounting on standard micromodule wafers 6.31" X 0.31" x 0.01". Finally, substantially identical units are used for both passive and active circuit elements thereby simplifying the manufacturing technique and greatly reducing costs.

The invention is described in greater detail below and is described in the following drawings of which:

FIG. l is a schematic showing of a unipolar transistor;

FG. 2 is a schematic circuit diagram of a liexible logic gate according to the invention;

FIG. 3 is a schematic circuit diagram of the circuit of FG. 2 integrated into a stick of semiconductor material;

MGS. 4, 5 and 6 are schema-tic circuit diagrams of various forms of inverters which may be used in the circuits oi' FGS. 2 and 3;

7 and 8 are block circuit diagrams of logic networks made by interconnecting the control wires of the 4circuits of FIGS. 2 and 3 in different ways;

FlG. 9 is a block and schematic circuit diagram of a binary subtractor according to the invention; and

FlG. l() is a drawing showing the relationship of various timing voltages applied to the circuit of FIG. 9.

There are four possible combinations of two binary input quantities X and Y. These are given in the table below:

Table l' For each of the four XY combinations above, the output can assume one of two values, namely O or 1. With four possible input values and two possible output values for each input value, there are 24 or 16 different permutations ot input and output values which are possible. These are the 16 logic functions for two binary input quantities. rEhe table below lists the permutations. The numbers 00 at the head of column l indicate that X-:O and /:l rEhe numbers 1, G at the head of column 2 indicate that X21 and Y=0, and so on. The binary digits G and l in the columns indicate the value of the output for various input values. The Gray code is followed.

Table II Possible Boolean Equation Inputs Describing Logic Function Common Name 16 Possible Permutations X-i-YEXY lil-Y EXCLUSIVE OR NAND EXCLUSIVE VNOR AND NOR

The'purpose of the circuits below is to simulate electrically the table above. The variable binary digits are represented by voltages. Similarly, the Vbinary zeros and ones the permutations of which determine the logic function which is produced, Aare also represented by voltages. The latter are'termed control voltages and are identilied as Q1, Q2, Q3 and Q4. The circuits are made up of unipolar transistors, some acting las active elements and some acting as passive elements. Such transistors are described in an article by Wallmark and Marcus appearing in the IRE Transactions on Electronic Computers, June 1959, page 98, and elsewhere in the literature. Accordingly, only a brief description is given of these elements and their mode of operation.

FIG. l is a schematic showing of a unipolar transistor. The body includes'a P-type region and an N-type region.

Charge carriers (electrons in the present case) flow from the source electrode 1 through the N-type material to the drain electrode 2. The N-type material includes a portion 3 of restricted cross-section known as the channel. Voltages applied to the Vgate electrode 4 change the effective cross-section of the channel 3 thereby altering its impedance and controlling the current flow from the source 1 to the drain electrode 2. For example, in the transistor illustrated, as the reverse bias (-Vg) on the gate electrode 4 is increased (the gate electrode made more negative), the drain current flow decreases.

A voltage applied to the gate electrode 4 of sufficient vamplitude to drive the unipolar transistor to cut off is normally known as the pinch off voltage W0. The supply voltage should be equal to or greater than W and of opposite sign to W0.

The remaining circuits to be discussed all operate on binary information. The inputs and outputs of the circuit are each at one of two discrete voltage levels, one representing the binary digit one and the other representing the binary digit fzero. An input representing one binary digit causes a transistor to which itis applied to conduct heavily. An input representing the other binary` digit causes the transistor to be substantially cut off.

The channel region 3 may be formed either of N or P-type material. Transistors of the former type, hereafter termed N-type transistors, are shown clearrin the other figures of the drawing and transistors of the latter type, hereafter termed P-type transistors, are shown cross-hatched in the other figures of the drawing.

The following convention is adopted for the circuit of FIG. 2. A binary zero input is a voltage sucient toA cut olf the transistor.The N-type transistor shown normally has a supply'voltage -l-WO ofthe order of -1-15 volts or greater so that the zero input for most N-type transistors may be of the order of volts or Wm A binary one input may be of the order of -Wo/ 3 (-5 volts) or a less negative voltage and this permits the transistor to conduct heavily. A binary zero output from the circuit is a voltage equal to about +15 volts. A binary one output from the circuit is a voltage equal to -l-WO/ 3 or a less positive voltage.

Although the binary inputs and binary outputs of the circuit of FIG. 2 are represented by voltages of dierent polarities, this causes no diiculty. In practice, a ilexible logic'net made up of N-type units such as shown in FIG. 2 is followed by a similar flexible logic net made up of P-type units. If, as is the case, the power supply voltage for the P-type network is -15 volts, then a binary zero input to that network is +15 volts. This is the s-ame value of voltage as a binary zero output from a network of FIG. 2. In like manner, the output voltages of r the P-type exible logicgate are appropriate as input voltages to the N-type flexible logic gates.

Six input voltages indicative of binary digits are applied to the flexible logic circuit of FIG. 2. Four of these, legended Ql-Q4, are control voltages. They determine the logic function to be performed by the circuit. The

other two are'the input variables X and Y. There are two outputsfrom the circuit, one legended S and the other legended C.

The circuit of FIG. 2 includes three unipolar transistors 11, 12 and 13 connected in series. Y A load resistor 18 supplies operating voltage to these transistors from a source -i-Wo.Y The circuit also includes three parallel connected unipolar transistors 1d, 15 and 16,. A fourth transistor 17 is connected in series with the parallel circuit. The same load resistor 18 Vsupplies operating voltage to this group of transistors.

At the right of the figure are two unipolar transistors 2u and 21 connected in series and a second series circuit consisting of unipolar transistors 22 and 23 connected in parallel across the-rst series circuit. A fifth transistor 24 is connected in parallel with transistor 29. All of these transistors have a supply voltage which is equal to (or greater than) W0 applied through load resistor 19. f The circuit'at the right described above produces an output C.V This output is inverted by stage Z5 and the inverted output is applied as the input Voltage to transistor i7. The secon-:l or S output of the circuit is taken from the terminal so legended.

The topology of the circuit of FTG. 2 is made to be such that all transistors and load resistors can be integrated into a single stick of semiconductor material as shown in FTG. 3. The same reference numerals have been applied to the sarne elements in both circuits. Note that the load resistors are unipolar transistors Without any connection to the channel region. Thus, these transistors act as passive elements, the resistance of which is determined by the channel length. The static resistance of a. load resistor such as 13 may be four times that of an active element such as il, l2 and so on.

In the circuit of FTG. 2, the three series connected transistors T1, 12 and 13 act as an and circuit. Their output is described by the following Boolean expression: QIXY. In a similar manner, the four transistors 14, i5, 16 and T7 act as three and circuits and their respective outputs are X, Y, and QZ. The four an circuits are connected to a common output terminal S. The common connec-tion of these three circuits can be considered as an or circuit so that S, the output of the or circuit, may be described by the following Boolean expression:

In a similar manner, the portion of the circuit which produces the C output consists of three and circuits 22, 23; 2b, 21; and 24, 21. The outputs of the three and circuits are combined at a cornmon connection C an or circuit. This output is described in the following Boolean equation:

Equation 2 may be substituted into Equation 1 to give:

@3'1" ++c1 =o`at+yo1 (identity) (4) Substituting (4) into (3) and multiplying gives:

=Y Y (identity) (7) (3) -i-X Y=+XY (identity) Substuting identity (7) for in the third term in Equation 6 i ti 6 gives:

Siro lif Iino ives:

which reduces to:

and dentity (8) for Y in the fourth term in Equa- The operation of the circuit of FGS. l and 2 for the 16 possible combinations of the (2l-Q4 inputs, arranged according to the Gray code, is given in the table below. This operation may be traced from the circuit of FIGS. 2 and 3, or it can be deduced from Equations 2 and 1l above by substituting the values of (Q1-Q4 given. Q3 and Q4 appear in the table, Whereas TQ3 and Q4 appear in Equation ll. Therefore, it a l appears for Q3 or Q4, respectively, in the table, a 0 should be subtsituted for Q3 or Q4, respectively, in the equation and vice-versa. Columns l and 4 in Table lV are identical with the same columns in Table Il; columns 2 and 3 in Table 1V are complementary to columns 2 and 3, respectively, in Table 1I. The S output in Table IV corresponds with the logic function column of Table 1I.

Table IV Cont-rol voltages Outputs Q2 Q3 Q1 Q1 S C o 1 o 1 o X+Y o 1 o o XY X o 1 1 o Y X o 1 1 1 XY X+Y o o 1 1 X Y o o 1 o X+Y XY o o n o XY+XY XY o o o 1 XY Y 1 o 0 1 Y Y 1 o o o m7+ EXY XY 1 u 1 o 1 XY 1 o 1 1 XJFY Y 1 1 1 1 XY+1iY=X5+Y X+Y 1 1 1 o -i-Y X 1 1 o 1 Y X-f-Y In a digital computer rnany, if not all, of the logic functions shown above which are generated by the circuit are useful in themselves. En addition, the circuit of the invention is capable of a number of uses which are not as evident. For example, the circuit is a simple crossover switch. Thus, when Ql=1, Q2=0, Q3- -1, Q4=O, then S=Y and C=X. If the control voltages Q3 and Q4 are changed to zero and one, respectively, and Q1 and Q2 are maintained the sarne, the S output switches to X and the C output to Y. The circuit can also act as a cross-over switch for a logic function. For example, with Qlzl, Q22@ Q3=1, Q4=1, the S output is XY and the C output X-i-Y. lf the Q3 and Q4 inputs are changed to 0, O, respectively, and the Q1 and Q2 inputs maintained the same, the S output switches to X+Y and the C output to XY. Table V below illustrates the crossover switching function.

Table V Q1 Q2 Qs i Q4 l S 'Y C 1 o Vo 1 X Y 1 0 1 1 YXY' VX-i-Y 1 o o 0 X-l-Y XY 1 o 1 0 Y X The circuit of the invention is also capable of producing at one output terminal an uncomplemented logic function and at the same'time at the other output terminal the complemented logic function. For example, with the Q1-Q4 inputs 0101, respectively, the S output is Y* and the C output Y.` With the Q1-Q4 inputs 0100, respectively, the S output is and the C output is XY. With the Ql-Q.,z inputs 0110, respectively, the S output is X and the C output X. With the Q1-Q4 inputs 0111, respectively, the S output is X-i-Y and the C output is Y X +1. This is illustrated in Table VI'below.

' Table VI Qi Q2 Qs Q4 S C o 1 o 1 Y Y o Y 1 oV Yo XY o 1 1 1 X+Y X+Y The circuit of the invention is also useful as an encoder. In this use', Q1-Q4 are the information input voltages and X, Y are the control input voltages. The relation among XY and Q'1.Q4 is given in Table III.

The circuit of FIG. 7 illustrates another impor-tant use of the circuit, that of a full adder.' In this use'of the circuit, the four inputs to which the Q1Q4 control voltages are normally applied are connected together and the carry-in signal is applied to the resulting common terminal. The addend and augend input quantities are applied to the X :and Y inputs to the circuit, respectively.

The S and C outputsrof the circuits are the sum and carry outputs, respectively. Y

Proof that the circuit of FIG. 7 performs full binary which is the carry equation for full addition.

The circuit of the invention can also be used as a bor? row generator. The circuit is shown in FIG. 8. A binary one is always applied to the Q3 control input and a binary zero is always applied to the Q4 control input. The Q1 and Q2 inputs are connected together and the borrow input B is applied to this common connection.

Aso

Theminuend applied'to the Xinp-ut and thelsubtrahend From the equations above, it is seen that the circuit of FIG. 8 produces. at the S output terminal a borrow quantity.Y

A'parallel subtractor which incorporates the circuit of FIG. 8 is shown in FIG. 9. The number of stages in the subtractor will depend, of course, upon the number of digits in the minuend and' subtrahend. Thus, the number of stages in Vthe subtractorV may be Y20, 30 or more, however, FIG. 9 only shows the rst, second and last (Nth) of thestages. Each stage includes a flexible logic gate like the ones of FIGS. 2 and 3. This stage is legended 1000 for the digit of lowest rank;V l001rfor the digit of next rank, :and so on. followed by a memory 102 andthe borrow B0 output of the memory is applied to the succeeding iiexible logic gate.

The memory is shown in schematic form in the first stage of the subtractor and in block form in the succeeding stages. VThe memory includes a iirst pair ofHP-type unipolar transistors 104,106' connected in series between a load resistor 410i?) and ground. A source of -operating voltage B'- is connected to one' terminal 100 of the resistor. A second series circuit consisting of P-type unipolar transistors 112 and 114 vis connected in parallel across ythe rstatransistors 104'and 106.

Y gate; another is a write pulse R; and'another'is ahold pulse H. The S output is applied to the gate electrode of transistor 106; the R input is applied to the gateelectrode of transistor 104.; and the H input is applied to the gate electrodeyof transistor 112. Y

The stages of the subtractor following the first stage are, except for the Vlast stage, identical to the lirst stage. T-he last stage includes the same components las the iirst stage and, in addition, includes an inverter 124 at the output of the memory 10211. Y

The borrow output Bn of the memory 10211 is applied to a feedback lead 126. The output of the inverter is applied to va second feedbacklead 128. -The voltages on leads 126 and 12S are applied through switches as the control voltages Q4 and Q3, respectively, for the exible logic gates. YThese switchesare shown EM1300, 1301 and so on as mechanical doublerpole, double throw switches; It is to be understood, however, that in practice the switches may be electronic in nature and may consist of unipolar or other typesrof transistors.

In the operation of the circuit of FIG. 9, the switches 'are all thrown to the left to start with as is shown in the ligure. It is assumed to start with that the minuend (X) is greater thanthe subtrahend (Y) so that the last bor-- row Bn is a zero Thisborrow is applied as the Q4 c ontrol voltage and the inverted borrow n=l is applied as the Q3 control voltage. The borrow input to the first stage is also a zero l To start the subtraction, a'write voltage level R=l B=0, then The iiexible logic gate isv sperava is applied to transistor R=1 is a voltage of the order of +5 volts or less and this conditions transistor Mill to conduct. lf the borrow output S ol' the ilexible logic gate is also a binary one, transistor 106 conducts and transistor lill?- also conducts. A voltage of several volts negative (a binary one for isi-type transistor lle) then appears at output terminal lS-Z. This voltage causes transistor lio lto conduct and a few volts positive (a binary one for P-type transistor lili) appears at out put terminal 13d. This output voltage is applied to transistor 114 and conditions transistor Til/l to conduct. Before the write pulse terminates, a hold voltage level a few volts positive representing the binary digit one is applied to transistor 112. This causes transistor 1l?. to conduct and, since transistor lid is already conditioned to conduct, both transistors il? and Jtl conduct. Shortly thereafter the write voltage level returns to binary zero and transistor llll is cut oli. However, transistors lllf and lle remain on in view of the feedback and 'the binary one hold voltage so that a binary one continues to appear at output terminal 1.32. The binary one available at terminal i323 is applied as the borrow input BC to the following flexible logic gate. Note that the control leads for control voltages Q1 and Q2 are tied together as in the circuit or FiG. S and that the borrow is applied to these two leads.

The circuit operation can be traced just as well for the case in which the S borrow output of the ilexible logic gate represents the binary digit zero ln this case the borrow output of the memory which is applied to the succeeding stage is a binary zero The time required for a borrow to propagate from one stage to the n :it following stage is AT. The write voltage has a duration slightly greater than NAT, where N is the number of stages in the subtractor. Thus, the borrow has sutlicient time to propagate to the last stage of the subtractor.

After the interval NAT, each memory element E02 is storing a borrow which may have a value or" zero or one At this time, the double pole, double throw switches are thrown to their other position. rl`he etiect of doing this is to interconnect all four leads for control voltages (2l-Q4. The circuit configuration is now that of FlG. 7, that is, an adder. The input to each adder stage is the stored borrow of the previous stage. The output available at each sum terminal now is described by the following Boolean equation:

This, however, is the expression for the difference quantity S (Richards, Arithmetic Operations in Digital Computers, 6th printing, page 122 The difference digits S@ through Sn are available at the leads indicated and may be read out in parallel. Read-out circuits are not shown but are conventional. The read-out may begin an interval dT after the start of the hold voltage.

The circuit of EEG. 9 is also capable of subtracting a larger number from a smaller number. ln other words, the circuit is capable of handling a subtrahend Y Y11 which is larger than the minuend XU X ln this case, the last borrow output Bn is a binary one rather than a binary zero and the inverted last borrow 11 is a zero The one output is applied as the Q, control voltage and the zero output is applied as the Q3 control voltage. The ellect or doing this is to cause the circuit to function as if the Ys were the minuend and Xs the subtrahend. The appropriate dii'lerence quantities are obtained in the same manner as already discussed in detail. rShe value of the voltage on one of the feedback leads rom the last stage may be sensed and be used as an indication of the sign of the difference. For example, it' the E output is sensed and found to be a one, this is an indication ti the su'otrahend Y0 YU is greater than the minucnd X0 Xn andthe difference obtained l@ should have a minus sign in front of it whereas if the Bx1 is a Zero, the subtrahend is less than the minuend and the difference obtained should have a plus sign in front or' it. The diiterence always appears as a true positive binary number (rather than as a complement of one or two) with an added sign digit.

FlG. l0 illustrates the timing of the write (R) and hold (H) voltages. There are many circuits available tor obtaining such voltages and these are suiciently well-known that further discussion is not necessary.

The circuit of FIGS. 2 and 3 employ only 14 unipolar transistors, 12 as active elements and two as resistors, and an inverter. The transistors are arranged to be connected in series in a single stick. In practice, the stick length, width and thickness may be 0.14" X 0.02" X 0.005, respectively. Alternatively', the 14 elements may be integrated into two sticks to permit more convenient mounting on a micro-module wafer 0.310" X 0.310" X 0.01". In this event, the stick is preferably broken at the connection between the two resistors 1.8 and 19.

it is also possible to malte flexible logic gates according to the invention using slightly dirTerent topologies and/ or using more than the 14 elements shown. The design follows the Boolean equations given above. These show, for example, that the C producing circuit may employ six rather than five active elements. These are arranged in three groups, with two series connected resistors in each group, and with the three groups connected in parallel with one another. rifhe Boolean equation is the same as (l), namely,

The last Y, in this case, can represent the sixth transistor and it would be connected in series with transistor 24 (FIG. 2). The series combination would be connected across the series circuit of transistors 20 and 21 (HG. 2). in like manner, the circuit for producing S can be irnplemented with eight or nine rather than six active elements. Again, the various structures which are possible follow from the various Boolean equations for S.

in the circuit o FlGS. l and 2, the inverter 25 is illustrated in block form. The inverter can be any one of a number of different circuits as shown in FIGS. 4 6. The circuit of Fl-"G, 4 comprises a P-type unipolar transistor Sti in series with a resistor 31 which may be a second -type unipolar transistor without a gate electrode connection. The supply voltage for the transistor is Vl/'0.

In operation, the C output of the circuit is applied as the input to the gate electrode. When the C output is binary zero (+15 volts), transistor 30 is cut oi or substantially cut oil? and the output of the circuit is zero volts or a few volts negative. This is a binary one input for the N-type transistor t7. When the C input is a binary one (a few volts positive), transistor d0 is driven into heavy conduction. The voltage at the transistor output terminal 32 rises to a value close to that of W0 (-15 volts) which is a binary zero input for the N-type unipolar transistor 17.

lf an inverter ot the above type is used with the circuit of FIGS. 2 and 3, transistor 17 should have a smaller pinch-off voltage than the other active transistors. For example, transistor i7 may have a pinch-ottvoltage of N9/3 and the other transistors a pinch-oit voltage of W0. The smaller pinch-oilC voltage may be achieved by making the channel of less depth.

A second type ot inverter is shown in FIG. 5. lt consists merely of a battery which lloats at both ends and which delivers a voltage ol' lt/3WD. It the carry output or" the circuit is binary zero (+15 volts), the output voltage of the inverter is about -5 volts or a binary one input to transistor t7. Similarly, when the carry output is a binary one (+5 volts or less), then the output voltage ot the inverter is a binary zero (about -15 volts or more). With this type of inverter all tranaannam Vsistor 35 receives its input from the S output terminal.

The terminal 36'between the two transistors is connected to the gate electrode of transistor 17. In the circuit of FIG. 6, the power supply voltages are -4/3W0. Similarly, if the inverter of FIG. 6 is employed in the circuit of FIGS. 2 and 3,`the power supply voltage for the latter should be +4/3W0. Y

As is explained in more detail below, neither transistor 34 nor'35 is Vdriven to cut off during operation.V Preferably, their pinch-olf voltage is 2W0, where W0 is the pinch-off voltage for the active transistors of the circuits of FIGS. 2 and 3; The pinch-olf voltage is increased by making the channel cross-section greater. Preferably also, the resistance of transistor 34 is 2R() and of transistor 35 is R0, where Ro is the resistance of 'the active transistors of FIGS. 2 and 3. With the circuit Aof FIG; 2 used as the inverter for the circuit of FIGS. 2 'and 3, all active transistors in the latter may be of the same pinch-olf voltage, namely W and the same resist- 34 towards cut off so that the terminal 36 between tran-V sistors 34 and 35 is driven in a'positiveV direction, that is, from a negative Value towards ground. Terminal 36 is connected tothe gate electrode of transistor V17 (FIGS. 2 and 3) and the positive going voltage applied to this gate electrode causes rtransistor 17 to conduct more heavily. When this occurs, the output of transistor 17 is driven in the negative direction, that is, it is driven from .a more positive value towards ground. This output (that is, the S output) is coupledto the gate electrode of transistor 35 and tends to cause transistor 35 to conduct 4more heavily. Summarizing the operation, the positive voltage applied to transistor: 34 causes its impedance to increase 'and the feedback voltagewvhich results, which is applied to transistor 35, causes the impedance of-transistor 35 to decrease. The overall eifectis to, drive point M36 towards ground. Neither transistor 34 nor 35 eut off in lthe process.

When a binary one (a voltage which4 is several volts positive) is applied to the gate electrode of transistorY 34, lthelatter tends to conduct heavily. This makes terminal 35 .more negative and this negative voltage, applied to Y .the gate'electrode of transistor 17 causes the latter to be 4driven toward cut off. The feedback voltage S which results becomes more positive and this causes transistor 35 to tend to be driven toward cut of, In summary, a binary fone applied to transistor 34 causes the impedance `of`transistor 34 to decrease and the .impedance of transistor 35 to increase so that terminal 36 between the two Atransistors becomes negative to the extent about r-Wo or V l volts (binary zero). Again, neither transistor 90 nor transistor 92 is cut off in the process.

' What is claimedpis:

1. `A flexible logic circuit comprising, in combination; and and circuit receptive of signals Q1, X, and Y, each indicativeV of a binary digit, for producing an output QlXY; a second and circuit receptive of signals and X, each indicative of a binary digit for 'producing an output '(X; a third and circuit receptive of signals and Y for producing an output Y; a fourth and circuit receptive of signals and Q2, each indicative of a binary digit, for producing an output EQ2; andan or circuit receptive of QlXY, X, Y and Q2 for producing an output S=Q1XY+(XIYl-Q2), Where C'=Q3X+XY+Q4 Y; Q1-Q4 are control voltages; and X and Y are input variable voltages. l

60 sistor.

i 6. A flexible logicY circuit as set forth in claim 5, in i A2,'A flexible logic circuit for producing different logic Y functions of two binary input signals X and Y in response to` diiferent permutations of four binary control signals Q1-Q4 comprising, in combination, an and circuitto 5 which Q4 'and Y are applied for producing an output Q4Y;

a second and circuit to which X and'Y are applied for producing an'output XY; Va third ,and circuit to which Q3 and X are applied for'producing an output QSX; an or circuit to which Q4Y, XY and Q3X are applied for which C is applied for producing an output a fourth and circuit to lwhich Q1,-X and Y are applied for producing anoutput QIXY; a fth and circuit to which and Y are applied for producing an output 'Y; a sixth l5 and circuit to which 7G and X 'areV applied for producing an output X; a seventh and circuit to which and Q2 are applied for producing an output QZ; and a second or circuit to which QlXY, Y, X, and QZ are applied for producing an output S=Q1XY+(Y+X+Q2).

into one piece of semiconductor material.

5. A flexible logic circuit for producing different logic functions of binary input signals X and Y in response to permutations of binary control signals Q1, Q2, Q3 and Qi comprising, in combination, an and circuit including three unipolar transistors'in series with a fourth unipolar transistor, said fourth transistor serving as la resistor, said three transistors receiving said signals X, Y and Q1, respectively; asecond and circuit comprising a fifth and sixth unipolar transistor in series with said fourth transistor,

said fifth transistor receiving a signal and said sixth transistor receiving'- said vsignal X; a third and circuit comprising a seventh unipolar transistor in series with said 'fourth and iifth transistors, and receiving said signal Y; a fourthfand circuit comprising an eighth unipolar tran- 40 ysistor in series with said fourth and fifth transistors and receiving said signal Q2; an output terminal between said fourth transistor and the transistors ,to whichrit is connected V,at which an output signal Y sixth and circuit comprising twelfth and thirteenth unipolar transistors connected in series with said ninth transistor `and receiving said signals X and Y, respectively; aV seventh and circuit comprising a fourteenth unipolar transistor in series with said ninth and thirteenth transistors and'receiving said signal Q4; an output terminal between said ninth transistor and the transistors to which it is connected at which an output C=Q3X+XY+Q4Y is available; and means for producing the complement of said output "and applying the same to said fifth tranwhich saiditransistors are 'integrated into one piece of semiconductor material.

7. The circuit of claim 2 in which one of Q3 and Q4 always represents the binary digit one and the other alwaysrepresents the binary digit zero, Q1=Q2=B, `where B is a binary input signal representing a borrow quantity, and X and Y represent two binary numbers one of which is to be subtracted Vfrom the other.

8. A'parallel binary subtractor comprising, in combination, n. binary subtraction stages, each for receiving a borrow,1ninuendxand subtrahend binary quantity of different r'ank, and each for producing a borrow output; n memories, each4 forreceiving and storing a borrow output of different rank, and each for applying its stored borrow 13 quantity to the subtraction stage of next higher rank; and means for converting each said binary subtraction stage to a binary adder stage after all borrow outputs are stored, whereby each said stage produces a diierence output quantity of dilerent rank.

9. A parallel binary subtractor comprising, in combination, n binary subtraction stages, each for receiving a borrow B, minnend X, and subtrahend Y binary quantity of different rank and each for producing a borrow S output, each said stage including an and circuit to which Q4 and Y are applied for producing an output Q4Y, a second and circuit to which X and Y are applied for producing an output XY; a third and circuit to which Q3 and X are applied for producing an output QgX, an or circuit to which Q4Y, XY .and Q3X are applied for producing an output C=Q4X+XY+Q3X2 an inverter to which C is applied for producing an output a fourth and circuit to which Q1, X and Y are applied for producing an output QIXY, a fifth and circuit to which and Y are applied for producing an output Y, a sixth and circuit to which and X are applied for producing an output UX, a seventh and circuit to which and Q2 are applied for producing an output QZ, and a second or circuit to which QIXY, Y, X and UQ are applied References Cited by the Examiner UNITED STATES PATENTS 2,850,647 9/58 Fleisher 307-885 2,926,850 3/60 Richards 23S-175 2,954,168 9/60 Maddox 23S-175 2,992,339 7/61 Meyers 307-885 3,081,032 3/63 Kier et al. 235175 3,100,837 8/63 Gisek 235--175 OTHER REFERENCES Richards, Arithmetic Operations in Digital Computers, D. Van Nostrand and Co. Inc., Princeton, NJ. (March 17, 1955) (pp. 31 to 38 relied on).

Integrated Device Using Direct-Coupled Unipolar Transistor Logic (Wallmark and Marcus), IRE Transactions on Electronic Computers, June 1959 (pp. 98-105 relied on). TK 7885 A12.

MALCOLM A. MORRISON, Primary Examiner.

CORNELIUS D. ANGEL, Examiner. 

8. A PARALLEL BINARY SUBTRACTOR COMPRISING, IN COMBINATION, N BINARY SUBTRACTION STAGES, EACH FOR RECEIVING A BORROW, MINUEND AND SUBTRAHEND BINARY QUANTITY OF DIFFERENT RANK, AND EACH FOR PRODUCING A BORROW OUTPUT; N MEMORIES, EACH FOR RECEIVING AND STORING A BORROW OUTPUT OF DIFFERENT RANK, AND EACH FOR APPLYING ITS STORED BORROW QUANTITY TO THE SUBTRACTION STAGE OF NEXT HIGHER RANK; AND MEANS FOR CONVERTING EACH SAID BINARY SUBTRACTION STAGE TO A BINARY ADDER STAGE AFTER ALL BORROW OUTPUTS ARE STORED, WHEREBY EACH SAID STAGE PRODUCES A DIFFERENCE OUTPUT QUANTITY OF DIFFERENT RANK. 